
11
ICS97ULP877A
0981C—04/05/05
Parameter Measurement Information
FBIN
CLK
t()DYN
t()
t()DYN
SSC ON
SSC OFF
CLK
FBIN
t()DYN
t()
t()DYN
SSC ON
SSC OFF
OE
Y/
Y
OE
50% VDDQ
tEN
50% VDDQ
tDIS
50% VDDQ
Y
Dynamic Phase Offset
Time Delay Between OE and Clock Output (Y,
Y)